Annexe 8 : Extrait du protocole MODBUS (Gantner Instruments)

5. MODBUS-PROTOCOL

5.1. Transmission Sequence

In the MODBUS-protocol the data are transmitted from and to the sensor module by means of the following sequence:



T1: time between two characters

T2: time between request-telegram and corresponding response-telegram

T3: time between response-telegram and next request-telegram

You will find the minimum and maximum appearing values for T1, T2 and T3 and the adjustment range in the following table 2.14.

protocol	baud rate	T1min	T1max	T2min	T2max	T3min	T3max
adjustable		no	no	yes	no	no	yes
M O D B U S	19,200 bps 38,400 bps 57,600 bps 115,200 bps	0	1.5 CT	3.5 CT	T2min x 1.2	3.5 CT	0.1 sec to 600 sec

Table 5.1 - Values and adjustment range for the times T1, T2 and T3 (CT: character time: 1 CT = character length [bit] / baud rate [bps])

Notice: In the MODBUS-protocol T2max lasts at least 12 msec.

The values for T_{2min} and T_{3max} and the behavior of the e.bloxx if T_{3max} is exceeded (communication timeout) can be adjusted by means of the Configuration Software ICP100. The default value for T_{2min} is 1 CT and for T_{3max} it is 60 sec.

Read Input Register

Description:

With this command input registers (read only registers) can be read.

Request Telegram

ADR	FNR	REGSTA		REGN	UM	CRC		
	04	MSB	LSB	MSB	LSB	MSB	LSB	

Response Telegram

ADR	FNR	BYTNUM	D0	D1	 Dn	CRC	
	04					MSB	LSB

ADR ISM address (hex 00..7F)

FNR Function number (hex 04)

REGSTA Address of the first register to be read

REGNUM .. Number of registers to be read

BYTNUM ... Number of databytes (max. 64)

D0 - Dn Data bytes (max. 64)

CRC Check sum

CRC polynom: u¹⁵ + u¹³ + 1 CRC start value: *hex* FFFF

MODBUS 2/3

5.4. Register Contents

Variable Values In Integer Format								
Register	Туре	Content	Range					
0000	ro/rw	variable 1 integer value	32768 32767					
0001	ro/rw	variable 2 integer value	32768 32767					
-		:						
000B	ro/rw	variable 8 integer value	32768 32767					
(000F	ro/rw	variable 16 integer value	32768 32767)*					

* ... Only e.bloxx A6-2CF, which has 16 variables.

Read And Write Variable (Real)

Register 0010 0011 0012	Type ro/rw ro/rw ro/rw	Content variable 1 real value high word variable 1 real value low word variable 2 real value high word	Range 0 65535 0 65535 0 65535 0 65535
0013	ro/rw	variable 2 real value low word	0 65535
	:	:	
001E	ro/rw	variable 8 real value high word	0 65535
001F	ro/rw	variable 8 real value low word	0 65535
(002E	ro/rw	variable 16 real value high word	0 65535)*
(002F	ro/rw	variable 16 real value low word	0 65535)*

* ... Only e.bloxx A6-2CF, which has 16 variables.

Attention: The low word and the high word of a variable always have to be read or written simultaneously.

Notice: The possibility of a writing command on the registers 0000 up to 002F depends on the configuration. With the following variable types a writing command is valid if this has been allowed by the Configuration Software ICP100.

Analog Input with Tare Function:

After a writing command for this variable the tare function will be started.

Digital Counter with Reset Function:

After a writing command for this variable the counter will be set to zero.

Arithmetic Variable with min/max-Function and Reset Function:

After a writing command for this variable the pull-pointer will be reset.

Setpoint Variable:

After a writing command for this variable the new set value will be taken over.

Digital Output Variable (Host Output):

A writing command for this variable will set the corresponding variable to '1' or '0' respectively.

MODBUS 3/3

Annexe 9 : Anémomètre à ultrasons **USA1** de **METEK**



Anémomètre 1/1

Annexe 10 : Driver de lignes RS485 SN65176B (Texas Instruments)

- Bidirectional Transceivers
- Meet or Exceed the Requirements of ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability . . . ±60 mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operate From Single 5-V Supply

description/ordering information

SN65176B...D OR P PACKAGE SN75176B...D, P, OR PS PACKAGE (TOP VIEW) RE 1 8 V_{CC} RE 2 7 B DE 3 6 A D 4 5 GND

The SN65176B and SN75176B differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The SN65176B and SN75176B combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

Тд	PACKAG	SE†	ORDERABLE PART NUMBER	top-side Marking	
0°C to 70°C	PDIP (P)	Tube of 50	SN75176BP	SN75176BP	
	SOIC (D)	Tube of 75	SN75176BD	75176B	
	30iC (D)	Reel of 2500	SN75176BDR	751700	
	SOP (PS)	Reel of 2000	SN75176BPSR	A176B	
	PDIP (P)	Tube of 50	SN65176BP	SN65176BP	
–40°C to 105°C	SOIC (D)	Tube of 75	SN65176BD	054700	
	50iC (D)	Reel of 2500	SN65176BDR	001100	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

description/ordering information (continued)

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

Function Tables

DDIVED	
DRIVER	

INPUT	ENABLE	OUTPUTS		
D	DE		В	
Н	Н	Н	L	
L	н	L	н	
х	L	Z	Z	

ILCCLIFE!!

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
$V_{ID} \ge 0.2 V$	L	Н
-0.2 V < V _{ID} < 0.2 V	L	?
V _{ID} ≤ -0.2 V	L	L
х	н	Z
Open	L	?

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

logic diagram (positive logic)



SN65176B 2/2

ATmega16(L)

USART Control and Status Register A – UCSRA

Bit	7	6	5	4	3	2	1	0	_
	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	UCSRA
Read/Write	R	R/W	R	R	R	R	R/W	R/W	•
Initial Value	0	0	1	0	0	0	0	0	

• Bit 7 – RXC: USART Receive Complete

This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty (that is, does not contain any unread data). If the receiver is disabled, the receive buffer will be flushed and consequently the RXC bit will become zero. The RXC Flag can be used to generate a Receive Complete interrupt (see description of the RXCIE bit).

Bit 6 – TXC: USART Transmit Complete

This flag bit is set when the entire frame in the transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDR). The TXC Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXC Flag can generate a Transmit Complete interrupt (see description of the TXCIE bit).

Bit 5 – UDRE: USART Data Register Empty

The UDRE Flag indicates if the transmit buffer (UDR) is ready to receive new data. If UDRE is one, the buffer is empty, and therefore ready to be written. The UDRE Flag can generate a Data Register empty Interrupt (see description of the UDRIE bit).

UDRE is set after a reset to indicate that the transmitter is ready.

• Bit 4 – FE: Frame Error

This bit is set if the next character in the receive buffer had a Frame Error when received. that is, when the first stop bit of the next character in the receive buffer is zero. This bit is valid until the receive buffer (UDR) is read. The FE bit is zero when the stop bit of received data is one. Always set this bit to zero when writing to UCSRA.

Bit 3 – DOR: Data OverRun

This bit is set if a Data OverRun condition is detected. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the receive Shift Register, and a new start bit is detected. This bit is valid until the receive buffer (UDR) is read. Always set this bit to zero when writing to UCSRA.

• Bit 2 – PE: Parity Error

This bit is set if the next character in the receive buffer had a Parity Error when received and the parity checking was enabled at that point (UPM1 = 1). This bit is valid until the receive buffer (UDR) is read. Always set this bit to zero when writing to UCSRA.

Bit 1 – U2X: Double the USART Transmission Speed

This bit only has effect for the asynchronous operation. Write this bit to zero when using synchronous operation.

Writing this bit to one will reduce the divisor of the baud rate divider from 16 to 8 effectively doubling the transfer rate for asynchronous communication.



• Bit 0 – MPCM: Multi-processor Communication Mode

This bit enables the Multi-processor Communication mode. When the MPCM bit is written to one, all the incoming frames received by the USART receiver that do not contain address information will be ignored. The transmitter is unaffected by the MPCM setting. For more detailed information see "Multi-processor Communication Mode" on page 161.

USART Control and Status Register B – UCSRB

Bit	7	6	5	4	3	2	1	0	_
	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	UCSRB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 – RXCIE: RX Complete Interrupt Enable

Writing this bit to one enables interrupt on the RXC Flag. A USART Receive Complete Interrupt will be generated only if the RXCIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the RXC bit in UCSRA is set.

• Bit 6 – TXCIE: TX Complete Interrupt Enable

Writing this bit to one enables interrupt on the TXC Flag. A USART Transmit Complete Interrupt will be generated only if the TXCIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the TXC bit in UCSRA is set.

• Bit 5 – UDRIE: USART Data Register Empty Interrupt Enable

Writing this bit to one enables interrupt on the UDRE Flag. A Data Register Empty Interrupt will be generated only if the UDRIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the UDRE bit in UCSRA is set.

• Bit 4 – RXEN: Receiver Enable

Writing this bit to one enables the USART Receiver. The Receiver will override normal port operation for the RxD pin when enabled. Disabling the Receiver will flush the receive buffer invalidating the FE, DOR, and PE Flags.

• Bit 3 – TXEN: Transmitter Enable

Writing this bit to one enables the USART Transmitter. The Transmitter will override normal port operation for the TxD pin when enabled. The disabling of the Transmitter (writing TXEN to zero) will not become effective until ongoing and pending transmissions are completed, that is, when the transmit Shift Register and transmit Buffer Register do not contain data to be transmitted. When disabled, the transmitter will no longer override the TxD port.

Bit 2 – UCSZ2: Character Size

The UCSZ2 bits combined with the UCSZ1:0 bit in UCSRC sets the number of data bits (Character Size) in a frame the receiver and transmitter use.

Bit 1 – RXB8: Receive Data Bit 8

RXB8 is the ninth data bit of the received character when operating with serial frames with nine data bits. Must be read before reading the low bits from UDR.



• Bit 0 – TXB8: Transmit Data Bit 8

TXB8 is the ninth data bit in the character to be transmitted when operating with serial frames with nine data bits. Must be written before writing the low bits to UDR.

USART Control and Status Register C – UCSRC

Bit	7	6	5	4	3	2	1	0	
	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	UCSRC
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	1	0	0	0	0	1	1	0	

The UCSRC Register shares the same I/O location as the UBRRH Register. See the "Accessing UBRRH/ UCSRC Registers" on page 162 section which describes how to access this register.

• Bit 7 – URSEL: Register Select

This bit selects between accessing the UCSRC or the UBRRH Register. It is read as one when reading UCSRC. The URSEL must be one when writing the UCSRC.

• Bit 6 - UMSEL: USART Mode Select

This bit selects between Asynchronous and Synchronous mode of operation.

Table 63. UMSEL Bit Settings

UMSEL	Mode
0	Asynchronous Operation
1	Synchronous Operation

• Bit 5:4 - UPM1:0: Parity Mode

These bits enable and set type of parity generation and check. If enabled, the transmitter will automatically generate and send the parity of the transmitted data bits within each frame. The Receiver will generate a parity value for the incoming data and compare it to the UPMO setting. If a mismatch is detected, the PE Flag in UCSRA will be set.

Table 64. UPM Bits Settings

UPM1	UPM0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

• Bit 3 – USBS: Stop Bit Select

This bit selects the number of Stop Bits to be inserted by the Transmitter. The Receiver ignores this setting.

 Table 65.
 USBS Bit Settings

USBS	Stop Bit(s)
0	1-bit
1	2-bit



• Bit 2:1 – UCSZ1:0: Character Size

The UCSZ1:0 bits combined with the UCSZ2 bit in UCSRB sets the number of data bits (Character Size) in a frame the Receiver and Transmitter use.

UCSZ2	UCS71	UCSZ0	Character Size		
00022	00021	00020			
0	0	0	5-bit		
0	0	1	6-bit		
0	1	0	7-bit		
0	1	1	8-bit		
1	0	0	Reserved		
1	0	1	Reserved		
1	1	0	Reserved		
1	1	1	9-bit		

 Table 66.
 UCSZ Bits Settings

• Bit 0 – UCPOL: Clock Polarity

This bit is used for Synchronous mode only. Write this bit to zero when Asynchronous mode is used. The UCPOL bit sets the relationship between data output change and data input sample, and the synchronous clock (XCK).

 Table 67.
 UCPOL Bit Settings

UCPOL	Transmitted Data Changed (Output of TxD Pin)	Received Data Sampled (Input on RxD Pin)
0	Rising XCK Edge	Falling XCK Edge
1	Falling XCK Edge	Rising XCK Edge

USART Baud Rate Registers – UBRRL and UBRRH

Bit	15	14	13	12	11	10	9	8	
	URSEL	-	-	-		UBRF	2[11:8]		UBRRH
				UBR	R[7:0]				UBRRL
	7	6	5	4	3	2	1	0	•
Read/Write	R/W	R	R	R	R/W	R/W	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

The UBRRH Register shares the same I/O location as the UCSRC Register. See the "Accessing UBRRH/ UCSRC Registers" on page 162 section which describes how to access this register.

• Bit 15 – URSEL: Register Select

This bit selects between accessing the UBRRH or the UCSRC Register. It is read as zero when reading UBRRH. The URSEL must be zero when writing the UBRRH.

• Bit 14:12 - Reserved Bits

These bits are reserved for future use. For compatibility with future devices, these bit must be written to zero when UBRRH is written.



• Bit 11:0 - UBRR11:0: USART Baud Rate Register

This is a 12-bit register which contains the USART baud rate. The UBRRH contains the four most significant bits, and the UBRRL contains the 8 least significant bits of the USART baud rate. Ongoing transmissions by the transmitter and receiver will be corrupted if the baud rate is changed. Writing UBRRL will trigger an immediate update of the baud rate prescaler.

Examples of Baud Rate Setting For standard crystal and resonator frequencies, the most commonly used baud rates for asynchronous operation can be generated by using the UBRR settings in Table 68. UBRR values which yield an actual baud rate differing less than 0.5% from the target baud rate, are bold in the table. Higher error ratings are acceptable, but the receiver will have less noise resistance when the error ratings are high, especially for large serial frames (see "Asynchronous Operational Range" on page 159). The error values are calculated using the following equation:

$$Error[\%] = \left(\frac{BaudRate_{Closest Match}}{BaudRate} - 1\right) \bullet 100\%$$

Table 68.	Examples of	UBRR Settings	for Commonly	Used Oscillator Fre	equencies
			,		

		$f_{osc} = 1.0$	000 MHz			$f_{osc} = 1.8$	432 MHz		f _{osc} = 2.0000 MH		000 MHz		
Baud Rate	U2X	ζ = 0	U2X	ζ = 1	U2X	(= 0	U2X	(= 1	U2X = 0 U2		U2X	2X = 1	
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	
2400	25	0.2%	51	0.2%	47	0.0%	95	0.0%	51	0.2%	103	0.2%	
4800	12	0.2%	25	0.2%	23	0.0%	47	0.0%	25	0.2%	51	0.2%	
9600	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	12	0.2%	25	0.2%	
14.4k	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	
19.2k	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	
28.8k	1	8.5%	3	8.5%	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	
38.4k	1	-18.6%	2	8.5%	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	
57.6k	0	8.5%	1	8.5%	1	0.0%	3	0.0%	1	8.5%	3	8.5%	
76.8k	_	_	1	-18.6%	1	-25.0%	2	0.0%	1	-18.6%	2	8.5%	
115.2k	_	_	0	8.5%	0	0.0%	1	0.0%	0	8.5%	1	8.5%	
230.4k	_	_	-	_	_	_	0	0.0%	_	_	_	_	
250k	_	_	-	_	_	-	—	—	-	_	0	0.0%	
Max ⁽¹⁾	62.5	Kbps	125	Kbps	115.2	Kbps	230.4	Kbps	125	Kbps	250	Kbps	

1. UBRR = 0, Error = 0.0%



ATmega16(L)

		$f_{osc} = 3.6$	864 MHz			$f_{osc} = 4.0$	000 MHz		f _{osc} = 7.3728 MHz			
Baud Rate	U2X	(= 0	U2X	(= 1	U2X	(= 0	U2X	U2X = 1 U2X = 0 U2X		U2X = 0 U2		ζ = 1
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error
2400	95	0.0%	191	0.0%	103	0.2%	207	0.2%	191	0.0%	383	0.0%
4800	47	0.0%	95	0.0%	51	0.2%	103	0.2%	95	0.0%	191	0.0%
9600	23	0.0%	47	0.0%	25	0.2%	51	0.2%	47	0.0%	95	0.0%
14.4k	15	0.0%	31	0.0%	16	2.1%	34	-0.8%	31	0.0%	63	0.0%
19.2k	11	0.0%	23	0.0%	12	0.2%	25	0.2%	23	0.0%	47	0.0%
28.8k	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	15	0.0%	31	0.0%
38.4k	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	11	0.0%	23	0.0%
57.6k	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	7	0.0%	15	0.0%
76.8k	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	5	0.0%	11	0.0%
115.2k	1	0.0%	3	0.0%	1	8.5%	3	8.5%	3	0.0%	7	0.0%
230.4k	0	0.0%	1	0.0%	0	8.5%	1	8.5%	1	0.0%	3	0.0%
250k	0	-7.8%	1	-7.8%	0	0.0%	1	0.0%	1	-7.8%	3	-7.8%
0.5M	-	-	0	-7.8%	-	-	0	0.0%	0	-7.8%	1	-7.8%
1M	_	-	-	-	-	-	-	-	-	-	0	-7.8%
Max ⁽¹⁾	230.4	Kbps	460.8	Kbps	250	Kbps	0.5 N	Vbps	460.8	Kbps	921.6	Kbps

Table 69. Examples of UBRR Settings for Commonly Used Oscillator Frequencies (Continued)
--

1. UBRR = 0, Error = 0.0%

